{"id":20013,"date":"2023-01-20T07:16:14","date_gmt":"2023-01-20T07:16:14","guid":{"rendered":"https:\/\/www.booksofall.com\/es\/?post_type=product&p=20013"},"modified":"2023-01-20T07:16:14","modified_gmt":"2023-01-20T07:16:14","slug":"instruction-tables-lists-of-instruction-latencies-throughputs-and-micro-operation-breakdowns-for-intel-amd-and-via-cpus","status":"publish","type":"product","link":"https:\/\/www.booksofall.com\/es\/instruction-tables-lists-of-instruction-latencies-throughputs-and-micro-operation-breakdowns-for-intel-amd-and-via-cpus\/","title":{"rendered":"Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs"},"content":{"rendered":"

This is the fourth in a series of five manuals:<\/p>\n

    \n
  1. Optimizing software in C++<\/a>: An optimization guide for\u00a0Windows<\/a>,\u00a0Linux<\/a>, and\u00a0Mac<\/a>\u00a0platforms.<\/li>\n
  2. Optimizing subroutines in assembly language: An optimization guide for x86 platforms<\/a>.<\/li>\n
  3. The microarchitecture of Intel, AMD, and VIA CPUs: An optimization guide for assembly programmers and compiler makers.<\/li>\n
  4. Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD, and VIA CPUs.<\/li>\n
  5. Calling conventions for different C++ compilers and operating systems.<\/li>\n<\/ol>\n

    The latest versions of these manuals are always available from www.agner.org\/optimize. Copyright conditions are listed below.<\/p>\n

    The present manual contains tables of instruction latencies, throughputs and micro-operation breakdown and other tables for x86 family microprocessors from Intel, AMD, and VIA.<\/p>\n

    The figures in the instruction tables represent the results of my measurements rather than the official values published by microprocessor vendors. Some values in my tables are higher or lower than the values published elsewhere. The discrepancies can be explained by the following factors:<\/p>\n

    \u25cf My figures are experimental values while figures published by microprocessor vendors may be based on theory or simulations.<\/p>\n

    \u25cf My figures are obtained with a particular test method under particular conditions. It is possible that different values can be obtained under other conditions.<\/p>\n

    \u25cf Some latencies are difficult or impossible to measure accurately, especially for memory access and type conversions that cannot be chained.<\/p>\n

    \u25cf Latencies for moving data from one execution unit to another are listed explicitly in some of my tables while they are included in the general latencies in some tables published by microprocessor vendors.<\/p>\n

    Most values are the same in all microprocessor modes (real, virtual, protected, 16-bit, 32-bit, 64-bit). Values for far calls and interrupts may be different in different modes. Call gates have not been tested.<\/p>\n

    Instructions with a LOCK prefix have a long latency that depends on cache organization and possibly RAM speed. If there are multiple processors or cores or direct memory access (DMA) devices, then all locked instructions will lock a cache line for exclusive access, which may involve RAM access. A LOCK prefix typically costs more than a hundred clock cycles, even on single-processor systems. This also applies to the XCHG instruction with a memory operand.<\/p>\n

    If any text in the pdf version of this manual is unreadable, then please refer to the spreadsheet version.<\/p>\n","protected":false},"excerpt":{"rendered":"